Home PCB_Design Eng_Services SIGRITY Library Samples Process_Flow About Us

PCBTec

Signal Integrity

• Pre-Layout

• Impedance Requirements

• Delay Topologies

• Pin Scheduling and Connection

• Loading Limits and Distribution

• Initial Board Stack-up

• Termination Strategies

• Timing Constraints

• Signal Integrity Simulation (IBIS)

• Propagation Delays

• Group Length Matching

• Differential Pair Definition

• Decoupling Strategy